- **Q.2** a. Perform the following conversions:
 - (i) $(2496)_{10} = (?)_8$
 - (ii) $(CF3D)_{16} = (?)_{10}$
 - (iii) $(11011.0111)_2 = (?)_{10}$

Answer:

i.
$$(2496)=2496/8$$
 is 312 with remainder 0
312/8 is 39 with remainder 0
39/8 is 4 with remainder 7
4/8 is 0 with remainder 4
Result $(4700)_8$
ii. $(CF3D)=12x16^3+15x16^2+3x16^1+13x16^0$
 $=(53053)_{10}$
iii. $(11011.0111)_2=011\ 011\ 011\ 100$
 $(3\ 3\ 3\ 3\ 4)_{10}$

b. Draw the functional diagram of a digital computer and explain the function of each block.

Answer: Page Number 16 of Text Book

c. Give examples of parallel and serial transmission in digital systems.

Answer: Page Number 13-14 of Text Book

Q.3 a. What is the need to minimize a Boolean expression? What are the methods used to achieve these.


Answer:

To reduce the hardware requirement, resulting in the same truth table. Various methods:

- I. Using theorems and postulates
- II. K-Map
- III. Tadular forms
- b. Minimize the following Boolean expressions and write the truth tables to show that the minimized expressions will produce the same output as the expanded expressions.
 - (i) $F = m_0 + m_2 + m_5 + m_7 + m_8 + m_{10} + m_{13} + m_{15}$
 - (ii) y = (A' + B)(A' + B + D)(C + D')


Answer:

b. Minimize the following Boolean expressions and write the truth tables to show that the minimized expressions will produce the same output as the expanded expressions.





ALSO TO WRITE TT FOR quation Dand @



Q.4 a. Draw the logic diagram of eight bit serial in/parallel out shift register and explain its operation.

Answer: Page Number 443, 444 & 445 of Text Book

b. What is meant by multiplexer? List out its various applications.

Answer: Page Number 443, 444 & 445 of Text Book

Q.5 a. Distinguish between asynchronous and synchronous Flip Flops. Convert an asynchronous RS flip flop into synchronous latch.

Answer: Page Number 176-181 of Text Book

- b. Design a decade counter using JK Flip Flops and draw its timing diagram. **Answer:** Page Number 299 of Text Book
 - c. What is the need of Schmitt trigger devices, explain with waveforms.

Answer: Page Number 214-215 of Text Book

Q.6 a. Build a Full Adder using two Half Adders and prove that the addition of two numbers results in subtraction when 2's complement is used.

Answer: Page Number 264-265 of Text Book

b. If a single bit Full Adder takes 8sec for addition, calculate the total addition time taken to add two numbers having hundredth weight. Suggest a method of speeding up the addition.

Answer:

Ans: td= 8nsec Hundredth weight addition of decimal requires 3 4bit parallel adders. Thus total delay is sum of delays of each of the adders Which will amount to (4x3)x8= 96nsec

To reduce the delay Carry look ahead circuit to be used. (Explanation)

Q.7 a. Design a seven segment decoder that is required to drive an active low seven segment display.


© IETE 2

Answer:

D3	D2	D1	D0	a'	b'	c'	d'	e'	f	g'	1
0	0	0	0	0	1	1	1	1	1	1	-
0	0	0	1	1	0	0	1	1	1	1	
0	.0	1	0	0	0	1	0	0	1	0	
0	0	1	1	0	0	0	0	1	1	0	
0	1	0	0	1	0	1	0	1	0	0	
0	1	0	1	0	1	0	0	1	0	0	6
0	1	1	0	1	1	0	0	0	0	0	1 (2
0	1	1	1	0	0	0	1	1	1	1	
1	0	0	0	0	0	0	0	0	0	0	
1	0	0	1	0	0	0	1	1	0	0	
	D: D:		20	0+ D2 D0							- DOD, T
	D'0D'1	D ₀ D' ₁	D_0D_1	D' ₀ D ₁		D'oI	D'1 D0I	D'1 D ₀ I	D ₁ D' ₀	D_1	
D'2D'3	0	0	0	0	D'2D'	3 1	(0 0			
$D_2D'_3$	D	0	0		DD				- Annual Property lies		
					D ₂ D';			0			
D_2D_3	X	×	×	K	D_2D_3	X	>	4 ×	- X		
D_2D_3						X			X		
D_2D_3	X O	$C = \overline{D}c$	× × \(\nabla_2\overline{O}_3\)	+ 0.0,0	D ₂ D ₃ D' ₂ D ₃	X	0 d=	D _o D _o D	× × ×	D ₃ + D ₆	oD,D2
D ₂ D ₃ D' ₂ D ₃	D' ₀ D' ₁	$C = D_0$ ∇	\times \times \to $\overline{D}_2\overline{D}_3$ $\overline{D}_0\overline{D}_1$	+ D ₀ D ₁ D ₃	D ₂ D ₃ D' ₂ D ₃	D' ₀ L	0 d=	D _{\$\bullet\$\overline{\partial}{\partial}\rightarrow\overline{\partial}\rightarrow\part}	D ₁ D' ₀	$D_3 + D_6$	0D,D2
D ₂ D ₃ D' ₂ D ₃	D' ₀ D' ₁	$C = D^{\alpha}$ X	\times \times \times $\overline{O}_2\overline{O}_3$ \overline{O}_0D_1 \overline{O}_0D_1	+ D ₀ D ₁ D ₂	D ₂ D ₃ D' ₂ D ₃	D' ₀ I	0 = 0'1 DoI	D _* D ₂ D ₀	D ₁ D' ₀	$D_3 + D_6$	oD, D2
D ₂ D ₃ D' ₂ D ₃ D' ₂ D' ₃ D ₂ D' ₃	D'0D'1	$C = D_0$ $C = D_0$	\times \times \longrightarrow $\overline{O_2}\overline{O_3}$ \longrightarrow O_0D_1 \longrightarrow \bigcirc	+ D ₀ D ₁ D ₃	D ₂ D ₃ D' ₂ D ₃ D' ₂ D ₃	D' ₀ L	0 = 0°1 DoI	D _{\$\psi\$} D _{\$\ps}	2 × × Do Di D'o	D ₃ + D ₀	o D ₁ D ₂
D ₂ D ₃ D' ₂ D ₃ D' ₂ D' ₃ D ₂ D' ₃ D ₂ D ₃	D' ₀ D' ₁ 1	$C = D_0$ $C = D_0$	× × × D ₂ D ₃ D ₀ D ₁ 0 × ×	+ \(\bar{D}_0 \bar{D}_1 \bar{D}_2 \\ \tag{D'}_0 \D_1 \\ \tag{D}_0 \\ \tag{D}_1 \\ \tag{D}_1 \\ \tag{D}_0 \\ \tag{D}_1 \\ \	D ₂ D ₃ D' ₂ D ₃ D' ₂ D' ₃ D ₂ D' ₃ D ₂ D ₃	D' ₀ II 3 1 4 0	0 = 0'1 DoI	D _{\$\psi\$} \(\times_2\) \(\times	D ₁ D' ₀	D ₃ + D ₀	o D ₁ D ₂
D ₂ D ₃ D' ₂ D ₃ D' ₂ D' ₃ D ₂ D' ₃ D ₂ D ₃	D' ₀ D' ₁ X	$C = D^{\alpha}$	× × × D ₂ D ₃	+ D ₀ D ₁ D ₃ D' ₀ D ₁ O ×	D ₂ D ₃ D' ₂ D ₃ D' ₂ D ₃	D' ₀ II 3 1 4 0		D _# D ₂ D O 1	D ₁ D' ₀ D C ×	D ₃ + D ₀	o D ₁ D ₂
D ₂ D ₃ D' ₂ D ₃ D' ₂ D' ₃ D ₂ D' ₃ D ₂ D ₃	D' ₀ D' ₁	$C = D_0$ D_0D_1 O X O $C = D_1$	× × × D ₂ D ₃ D ₀ D ₁ O × × × × × × × × × × × × × × × × × ×	+ D ₀ D ₁ D ₃ D' ₀ D ₁ O × ×	D ₂ D ₃ D' ₂ D ₃ D' ₂ D' ₃ D ₂ D' ₃ D ₂ D ₃	D'0I 3 [1 5 0		$ \begin{array}{c c} \hline D_{\phi} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{0} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} $	D ₁ D' ₀ D C X X X X X X X X X X X X X X X X X X	D ₃ + D ₆	o D, D2
D ₂ D ₃ D' ₂ D ₃ D' ₂ D' ₃ D ₂ D' ₃ D ₂ D ₃ D' ₂ D ₃	D' ₀ D' ₁ X	$C = D^{\alpha}$	$\begin{array}{c c} \times & \times $	+ D̄ ₀ Ō ₁ D̄ ₂ D' ₀ D ₁ C X X C D' ₀ D ₁	D ₂ D ₃ D' ₂ D ₃ D' ₂ D' ₃ D ₂ D ₃ D' ₂ D ₃	D'0E D'0E D'0E		$ \begin{array}{c c} \hline D_{\phi} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{0} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda} & D_{\lambda} \\ \hline D_{i} & D_{\lambda} & D_{\lambda} & D_{\lambda$	D ₁ D' ₀ D C X X D ₁ D' ₀ D D' ₀ D D' ₀	D ₃ + D ₆	o D, D2
D ₂ D ₃ D' ₂ D ₃ D' ₂ D ₃ D' ₂ D' ₃ D ₂ D' ₃ D ₂ D' ₃ D ₂ D ₃ D' ₂ D ₃ D' ₂ D ₃	D' ₀ D' ₁	$\begin{array}{c} \times \\ \bigcirc \\$	$\begin{array}{c c} \times & \times $	+ D̄ ₀ D̄ ₁ D̄ ₂ D' ₀ D ₁ C D' ₀ D ₁ C	D ₂ D ₃ D' ₂ D ₃ D' ₂ D' ₃ D ₂ D ₃ D' ₂ D ₃ D' ₂ D ₃	D'0L 3 1 5 0 × 5 0 D'0L 3 1		$ \begin{array}{c c} \hline D_{\phi} & \overline{D}_{\downarrow} & \overline{D}_{\downarrow} \\ \hline D_{\uparrow} & \overline{D}_{\downarrow} &$	D ₁ D' ₀ D ₁ D' ₀ X	D ₃ + D ₆	o D, D2
D' ₂ D' ₃ D' ₂ D ₃ D' ₂ D' ₃ D' ₂ D' ₃ D ₂ D' ₃ D ₂ D' ₃ D ₂ D' ₃ D' ₂ D' ₃ D' ₂ D' ₃ D' ₂ D' ₃ D ₂ D' ₃ D ₂ D' ₃	D' ₀ D' ₁	$C = D_0$ D_0D_1 O X O $C = D_1$	$\begin{array}{c c} \times & \times $	+ D̄ ₀ Ō ₁ D̄ ₂ D' ₀ D ₁ C X X C D' ₀ D ₁	D ₂ D ₃ D' ₂ D ₃ D' ₂ D' ₃ D ₂ D ₃ D' ₂ D ₃	D'0L 3 1 5 0 × 5 0 D'0L 3 1		$ \begin{array}{c c} \hline D_{\phi} & \overline{D}_{\downarrow} & \overline{D}_{\downarrow} \\ \hline D_{\uparrow} & \overline{D}_{\downarrow} &$	D ₁ D' ₀ D'	D ₃ + D ₆	o D ₁ D ₂

b. What are the advantages and disadvantages of a synchronous counter over an asynchronous counter?


Answer:



c. How many AND gates are required to decode completely all of the states of a MOD-32 binary counter? What are the inputs to the gate that decodes for the count of 21?


Answer: Page Number 391 of Text Book

Q.8 a. How will you read and write into a 16×4 RAM? Draw a schematic of this RAM and explain the process.



b. Design a mod 7 synchronous counter and calculate its maximum frequency of operation if the flip flop delay time is 8nano sec. and gate delay time is 5 nano sec.

Answer:



4 © IETE

- **Q.9** Explain the principle of the following:
 - (i) Magnitude Comparator
 - (ii) CPU and memory interface
 - (iii) Johnson Counter
 - (iv) DRAM

Answer:

- (i) Page Number 524-527 of Text Book
- (ii) Page Number 630-632 of Text Book
- (iii) Page Number 342-344 of Text Book
- (iv) Page Number 671-674 of Text Book

TEXT BOOK

Digital Systems – Principles and Applications, Ronald J Tocci, Neal S. Wildmer, Gregory L. Moss, Ninth Edition, Pearson Education, 2008

© IETE 5